Team Ai
Datasetpublic

codekingpro/portable-devtools

sourceHugging Faceupdated 5mo agoView on Hugging Face
1likes14kdownloads
hdl.cpython-313.pyc143 linesDownload Raw Back to __pycache__
1�

2�j�X���SrSSKrSSKJrJrJrJrJrJr SSK	J3r4JrJrJ
r
JrJrJrJrJr /SQr"SS\5r"SS	\5r"S5S\5rg)z�6pygments.lexers.hdl7~~~~~~~~~~~~~~~~~~~8 9Lexers for hardware descriptor languages.10 11:copyright: Copyright 2006-present by the Pygments team, see AUTHORS.12:license: BSD, see LICENSE for details.13�N)�14RegexLexer�bygroups�include�using�this�words)	�Text�Comment�Operator�Keyword�Name�String�Number�Punctuation�15Whitespace)�VerilogLexer�SystemVerilogLexer�	VhdlLexerc���\rSrSrSrSrSS/rS/rS/rSr	Sr16S	rS17\RS4S\4S
\"\R"\54S\R$4S\R&4S\4S\S4S\R*4S\R.4S\R.4S\R04S\R24S\R44S\R64S\4S\R44S\4S\4S\R<4S\"\\R@\!54S \"\\R@\!5S!4\""S"S#S$9\4\""S%S&S#S'9\R4\""S(S)S#S'9\RF4\""S*S#S$9\RH4S+\RJ4S,\4S-\4/S.\S/4S0\R"4S1\4S
\"\R"\54S2\4/S3\R4S4\R&4S5\R$S/4S6\R4S7\R4S8\S/4/S9\R@S/4/S:.r&S;r'S<r(g=)>r�z718For verilog source code with preprocessor directives.19�verilog�vz*.vztext/x-verilogz%https://en.wikipedia.org/wiki/Verilogz1.4�(?:\s|//.*?\n|/[*].*?[*]/)+z^\s*`define�macro�\s+�(\\)(\n)�/(\\\n)?/(\n|(.|\n)*?[^\\]\n)�/(\\\n)?[*](.|\n)*?[*](\\\n)?/�[{}#@]�L?"�string�4L?'(\\.|\\[0-7]{1,3}|\\x[a-fA-F0-9]{1,2}|[^\\\'\n])'�%(\d+\.\d*|\.\d+|\d+)[eE][+-]?\d+[lL]?�(\d+\.\d*|\.\d+|\d+[fF])[fF]?z([0-9]+)|(\'h)[0-9a-fA-F]+z([0-9]+)|(\'b)[01]+z([0-9]+)|(\'d)[0-9]+z([0-9]+)|(\'o)[0-7]+z\'[01xz]z\d+[Ll]?�[~!%^&*+=|?:<>/-]�
[()\[\],.;\']�
`[a-zA-Z_]\w*�^(\s*)(package)(\s+)�^(\s*)(import)(\s+)�import)q�always�always_comb�	always_ff�always_latch�and�assign�	automatic�begin�break�buf�bufif0�bufif1�case�casex�casez�cmos�const�continue�deassign�default�defparam�disable�do�edge�else�end�endcase�endfunction�endgenerate�	endmodule�20endpackage�endprimitive�21endspecify�endtable�endtask�enum�event�final�for�force�forever�fork�function�generate�genvar�highz0�highz1�if�initial�inout�input�integer�join�large�22localparam�macromodule�medium�module�nand�negedge�nmos�nor�not�notif0�notif1�or�output�packed�	parameter�pmos�posedge�	primitive�pull0�pull1�pulldown�pullup�rcmos�ref�release�repeat�return�rnmos�rpmos�rtran�rtranif0�rtranif1�scalared�signed�small�specify�	specparam�strengthr!�strong0�strong1�struct�table�task�tran�tranif0�tranif1�type�typedef�unsigned�var�vectored�void�wait�weak0�weak1�while�xnor�xor�\b��suffix)�23accelerate�autoexpand_vectornets�24celldefine�default_nettyperC�elsif�
endcelldefine�endif�25endprotect�endprotected�expand_vectornets�ifdef�ifndefr�noaccelerate�noexpand_vectornets�noremove_gatenames�noremove_netnames�nounconnected_drive�protect�	protected�remove_gatenames�remove_netnames�resetall�	timescale�unconnected_drive�undef�`)�prefixr�)4�bits�26bitstoreal�bitstoshortreal�countdrivers�display�fclose�fdisplay�finish�floor�fmonitor�fopen�fstrobe�fwrite�27getpattern�history�incsaver]�itor�key�list�log�monitor�28monitoroff�	monitoron�nokey�nolog�printtimescale�random�readmemb�readmemh�realtime�29realtobits�reset�reset_count�reset_value�restart�rtoi�save�scale�scope�shortrealtobits�30showscopes�
showvariables�showvars�	sreadmemb�	sreadmemh�stime�stop�strobe�time�31timeformat�writez\$)�byte�shortint�int�longintr^r��bit�logic�reg�supply0�supply1�tri�triand�trior�tri0�tri1�trireg�uwire�wire�wand�worshortreal�realr��[a-zA-Z_]\w*:(?!:)�\$?[a-zA-Z_]\w*�\\(\S+)�"�#pop�/\\([\\abfnrtv"\']|x[a-fA-F0-9]{2,4}|[0-7]{1,3})�	[^\\"\n]+�\\�[^/\n]+�/[*](.|\n)*?[*]/z//.*?\n�/�	(?<=\\)\n�\n�	[\w:]+\*?��rootr!rr*c�L�SnSU;aUS-
nSU;aUS-
nSU;aUS-
nU$)zXVerilog code will use one of reg/wire/assign for sure, and that32is not common elsewhere.rr�g�������?r�r0�)�text�results  �YD:\code\apps\devtools\python\user_packages\Python313\site-packages\pygments/lexers/hdl.py�analyse_text�VerilogLexer.analyse_text�s?�����D�=��c�M�F��T�>��c�M�F��t���c�M�F��
�rN))�__name__�33__module__�__qualname__�__firstlineno__�__doc__�name�aliases�	filenames�	mimetypes�url�
version_added�_wsr34�Preprocrrr�Escape�Single�	Multiliner�Charr�Float�Hex�Bin�Integer�Octrr
�Constantr�	Namespacer	r�Builtin�Type�Label�tokensr�__static_attributes__rrrrrs�����D��#��G���I�!�"�I�351�C��M�)�C��W�_�_�g�6�
�Z� �
�(�6�=�=�*�=�>�
-�w�~�~�>�
.��0A�0A�B�
��$�
�V�X�&�
D�f�k�k�R�
5�v�|�|�D�
-�v�|�|�<�
*�F�J�J�7�
#�V�Z�Z�0�
$�f�n�n�5�
$�f�j�j�1�
�&�!�
�&�.�.�)�
!�8�,�
�{�+�
�t�}�}�-�
$�h�z�7�;L�;L�d�&S�T�
#�X�j�'�:K�:K�T�%R�
�
��:�"CH�#I�$�%
�(��"&�e�5��_�_�
��W��U�	,��\�\�36
��1�:?�	@�37�\�\�
�#�D�J�J�/�
��&�
���WL38�\�6�6�"�
?����O�
�6�"�
�(�6�=�=�*�=�>�
�F�O�39�����)�
 �'�"3�"3�4�
�����0�
�7�?�?�#�
�7�?�?�+�
�J��'�
40��4�>�>�6�2�41�{`�F�Drrc42���\rSrSrSrSrSS/rSS/rS/rSr	S	r43S44r/S\"\
\R5S4PS
\"\
\R"\
54PS\"\
\R"\
5S4PS\
4PS\"\R&\
54PS\R(4PS\R*4PS\4PS\S4PS\R.4PS\R24PS\R24PS\R44PS\R64PS\R84PS\R:4PS\4PS\R84PS \4P\"S!S"S#9\R@4PS$\4PS%\!RD4P\"S&S"S#9\4PS'\"\RF\
\!RH54PS(\"\RF\
\!RH54PS)\"\RF\
\\
\!RH54P\"S*S"S#9\RJ4P\"S+S"S#9\R4P\"S,S"S#9\!RL4PS-\!RN4PS.\!4PS/\!4PS0\S14S2\R&4S3\4S\"\R&\
54S4\4/S5\R4S6\R*4S7\R(S14S8\R4S9\R4S:\
S14/S;\!R"S14/S<.r(S=r)g>)?r�z]45Extends verilog lexer to recognise all SystemVerilog keywords from IEEE461800-2009 standard.47�
systemverilog�svz*.svz*.svhztext/x-systemverilogz+https://en.wikipedia.org/wiki/SystemVerilog�1.5rz^(\s*)(`define)rr(r)r*rrrrrr r!r"r#r$z4([1-9][_0-9]*)?\s*\'[sS]?[bB]\s*[xXzZ?01][_xXzZ?01]*z6([1-9][_0-9]*)?\s*\'[sS]?[oO]\s*[xXzZ?0-7][_xXzZ?0-7]*z6([1-9][_0-9]*)?\s*\'[sS]?[dD]\s*[xXzZ?0-9][_xXzZ?0-9]*zB([1-9][_0-9]*)?\s*\'[sS]?[hH]\s*[xXzZ?0-9a-fA-F][_xXzZ?0-9a-fA-F]*z48\'[01xXzZ]z[0-9][_0-9]*r%)�inside�distr�r�z[()\[\],.;\'$]r')��	accept_on�aliasr+r,r-r.r/�assertr0�assumer1�beforer2�bind�bins�binsofr3r4r5r6r7r8r9�cell�checker�clockingr:�config�49constraint�contextr<�cover�50covergroup�51coverpoint�crossr=r>r?�designr@rArBrCrDrE�52endchecker�endclocking�	endconfigrFrG�endgroup�endinterfacerHrIrJ�53endprogram�endproperty�endsequencerKrLrMrN�54eventually�expect�export�externrP�first_matchrQrR�foreachrSrT�forkjoinrUrVrW�globalrXrYrZ�iff�ifnone�ignore_bins�illegal_bins�implies�55implementsr*�incdirrr[r\r]�instance�interconnect�	interface�	intersectr_�join_any�	join_noner`�let�liblist�library�localrarb�matchesrc�modportrdrerf�nettype�new�nexttimergrh�noshowcancelledrirjrk�nullrlrm�packagernrorprqrr�priority�program�propertyr�rsrtrurv�pulsestyle_ondetect�pulsestyle_onevent�pure�rand�randc�randcase�randsequencerwrx�	reject_onryrz�restrictr{r|r}r~rr��s_always�s_eventually�56s_nexttime�s_until�s_until_withr��sequence�
showcancelledr��soft�solver�r��static�strongr�r�r��super�sync_accept_on�sync_reject_onr��taggedr�r�57throughout�
timeprecision�timeunitr�r�r�r��union�unique�unique0�until�58until_with�untyped�user��virtualr��59wait_order�weakr�r�r��wildcard�with�withinr�r�z(class)(\s+)([a-zA-Z_]\w*)z(extends)(\s+)([a-zA-Z_]\w*)z,(endclass\b)(?:(\s*)(:)(\s*)([a-zA-Z_]\w*))?)!r�r��chandler;rOr�r^r�r�r�r�r�r��	shortrealr�r!r�r�r�r�r�r�r�r�r�r�r�r�r�r�r�r��wor)z	`__FILE__z	`__LINE__z`begin_keywordsz`celldefinez`default_nettypez`definez`elsez`elsifz
`end_keywordsz`endcelldefinez`endifz`ifdefz`ifndefz`includez`linez`nounconnected_drivez`pragmaz	`resetallz60`timescalez`unconnected_drivez`undefz`undefineall)�z$exitz$finishz$stopz	$realtimez$stimez$timez$printtimescalez$timeformatz$bitstorealz$bitstoshortrealz$castz$itorz$realtobitsz$rtoiz$shortrealtobitsz$signedz	$unsignedz$bitsz$isunboundedz	$typenamez$dimensionsz$highz61$incrementz$leftz$lowz$rightz$sizez$unpacked_dimensionsz$acosz$acoshz$asinz$asinhz$atanz$atan2z$atanhz$ceilz$clog2z$cosz$coshz$expz$floorz$hypotz$lnz$log10z$powz$sinz$sinhz$sqrtz$tanz$tanhz62$countbitsz63$countonesz64$isunknownz$onehotz$onehot0z$infoz$errorz$fatalz$warningz$assertcontrolz$assertfailoffz
$assertfailonz$assertkillz$assertnonvacuousonz65$assertoffz	$assertonz$assertpassoffz
$assertpassonz$assertvacuousoffz$changedz
$changed_gclkz$changing_gclkz
$falling_gclkz$fellz66$fell_gclkz$future_gclkz$pastz67$past_gclkz$rising_gclkz$rosez68$rose_gclkz$sampledz$stablez$stable_gclkz$steady_gclkz$coverage_controlz
$coverage_getz$coverage_get_maxz$coverage_mergez$coverage_savez
$get_coveragez$load_coverage_dbz$set_coverage_db_namez$dist_chi_squarez$dist_erlangz$dist_exponentialz$dist_normalz
$dist_poissonz$dist_tz
$dist_uniformz$randomz$q_addz$q_examz$q_fullz
$q_initializez	$q_removez$async$and$arrayz$async$and$planez$async$nand$arrayz$async$nand$planez$async$nor$arrayz$async$nor$planez$async$or$arrayz$async$or$planez$sync$and$arrayz$sync$and$planez$sync$nand$arrayz$sync$nand$planez$sync$nor$arrayz$sync$nor$planez$sync$or$arrayz$sync$or$planez$systemz$displayz	$displaybz	$displayhz	$displayoz$monitorz	$monitorbz	$monitorhz	$monitoroz$monitoroffz69$monitoronz$strobez$strobebz$strobehz$strobeoz$writez$writebz$writehz$writeoz$fclosez	$fdisplayz70$fdisplaybz71$fdisplayhz72$fdisplayoz$feofz$ferrorz$fflushz$fgetcz$fgetsz	$fmonitorz73$fmonitorbz74$fmonitorhz75$fmonitoroz$fopenz$freadz$fscanfz$fseekz$fstrobez	$fstrobebz	$fstrobehz	$fstrobeoz$ftellz$fwritez$fwritebz$fwritehz$fwriteoz$rewindz$sformatz	$sformatfz$sscanfz$swritez$swritebz$swritehz$swriteoz$ungetcz	$readmembz	$readmemhz76$writemembz77$writememhz$test$plusargsz$value$plusargsz$dumpallz	$dumpfilez78$dumpflushz79$dumplimitz$dumpoffz$dumponz80$dumpportsz
$dumpportsallz$dumpportsflushz$dumpportslimitz
$dumpportsoffz$dumpportsonz	$dumpvarsrrrrrrrrrr	z//.*?$r81rrr
rrN)*rrrrrrrrr r!r"r#rrr82r$rr/rr%r&r'rr(rr)r+r-r,r*rr�Wordr
r.�Declaration�Classr1r0r2r3r4rrrrr�sA����D���%�G���!�I�'�(�I�837�C��M�)�C�}84�
��*�g�o�o�!F��P�}85�
$�h�z�7�;L�;L�j�&Y�Z�}86�$�X�j�'�:K�:K�Z�%X�Zb�c�}87�88�Z� �}89��(�6�=�=�*�=�>�
}90�.�w�~�~�>�}91�/��0A�0A�B�}92���$�}93��V�X�&�}94�E�f�k�k�R�}95�6�v�|�|�D�}96�.�v�|�|�<�}97� E�
�Z�Z�
�!}98�$G�
�Z�Z�
�%}99�(G�
�^�^�
�)}100�,S�
�Z�Z�
�-}101�2�F�#�3}102�4�f�n�n�-�5}103�8"�8�,�9}104�:�%�e�
4�h�m�m�D�;}105�>��,�?}106�@�t�}�}�-�A}107�D�(�R�S)�T�U*
�E}108�\+�
�g�)�)�:�t�z�z�
B�
D�]}109�`-�
�g�)�)�:�t�z�z�
B�
D�a}110�d=�
�g�)�)�:�{�J�PT�PZ�PZ�
[�
]�e}111�j�@��	��\�\�112
�k}113�B�N��
��_�_�
�C}114�T�M�Z �[M!�\�\�\�]N
�U}115�t#�D�J�J�/�u}116�v ��&�w}117�x���y}118�~�6�6�"�
?����O�
�6�"�
�(�6�=�=�*�=�>�
�F�O�119�����)�
 �'�"3�"3�4�
�����/�
�7�?�?�#�
�7�?�?�+�
�J��'�
120��4�>�>�6�2�121�]Q�Frrc��\rSrSrSrSrS/rSS/rS/rSr	Sr122\R\R-rS	\4S123\"\R$\54S\R(4S\R*4S
\R,4S\4S\R24S\4S\4S\"\\\R854S\"\\\54S\"\\\R8\54S\"\\\R854S\"\R8\R854\"SSS9\R84S\"\\\R<54S\"\\\R<\\\\R<\\5	4S\"\R<\\\54S\"\"\ 5\5S4\!"S5\!"S 5\!"S!5S"\4/\!"S 5S"\R<4S	\4S#\S$4/\"S%SS9\RD4/\"S&SS9\4/S'\#RH4S(\#RH4S)\#RJ4S*\#RL4S+\#RN4S,\#RP4/S-.r)S.r*g/)0riuz124For VHDL source code.125�vhdlz*.vhdlz*.vhdztext/x-vhdlz"https://en.wikipedia.org/wiki/VHDLr9rrz--.*?$rz'(U|X|0|1|Z|W|L|H|-)'r%z126'[a-z_]\w*r&z"[^\n\\"]*"z(library)(\s+)([a-z_]\w*)z(use)(\s+)(entity)z(use)(\s+)([a-z_][\w.]*\.)(all)z(use)(\s+)([a-z_][\w.]*)z(std|ieee)(\.[a-z_]\w*))�std�ieee�workr�r�z"(entity|component)(\s+)([a-z_]\w*)zN(architecture|configuration)(\s+)([a-z_]\w*)(\s+)(of)(\s+)([a-z_]\w*)(\s+)(is)z ([a-z_]\w*)(:)(\s+)(process|for)z127(end)(\s+)�endblock�types�keywords�numbersz	[a-z_]\w*�;r)�booleanr��	character�severity_levelr^r��delay_length�natural�positiver!�128bit_vector�file_open_kind�file_open_status�129std_ulogic�std_ulogic_vector�	std_logic�std_logic_vectorr�r�)_�abs�access�afterr=�allr/�architecture�arrayr>�	attributer2�block�body�buffer�busr7�	component�
configuration�constant�130disconnect�downtorCr�rD�entity�exit�filerQrUrV�generic�group�guardedrZ�impure�in�inertialr\�is�labelrn�linkage�literal�loop�map�modrers�nextrhrirv�of�on�openrl�others�outrw�port�	postponed�	procedure�processr}�range�record�register�reject�remr{�rol�ror�select�severity�signal�shared�sla�sll�sra�srl�subtype�then�to�	transportr��unitsr�r��variabler��whenr�r�r�r�z\d{1,2}#[0-9a-f_]+#?z\d+z(\d+\.\d*|\.\d+|\d+)E[+-]?\d+z
X"[0-9a-f_]+"z131O"[0-7_]+"z	B"[01_]+")rr�r�r�r�rN)+rrrrrrrrr r!r"�re�	MULTILINE�132IGNORECASE�flagsrrrr%r133r&r'r(rr
�	Attributerrr/rr�rrrr1rr,r)r*r-r+r3r4rrrrrus�����D��h�G��7�#�I���I�134.�C��M��L�L�2�=�=�(�E��Z� �
�(�6�=�=�*�=�>�
����'�
.��0A�0A�B�
%�v�{�{�3�
!�8�,�
�D�N�N�+�
�{�+�
�V�$�
)�
�g�z�4�>�>�
:�
<�
"�H�W�j�'�$J�K�
/�
�g�z�4�>�>�7�
C�
E�
(�
�g�z�4�>�>�
:�
<�
'�
�d�n�n�d�n�n�
5�
7�
�*�5�
9�
�^�^�
�
2�
�g�z�4�:�:�
6�
8�.�
�g�z�4�:�:�z�7�J��j�j�*�g�7�
8�1�
�d�j�j�(�J��
@�
B�
�H�U�4�[�*�=�z�J��G���J���I��
�4� �I%135�N
�J��
�4�:�:�&�
�Z� �
�;��'�	136��G�PU�	V�137�\�\�
�138��0� 9>�!?�"�#
�139�*%�f�n�n�5�
�V�^�^�$�
-�v�|�|�<�
�v�z�z�*�
�F�J�J�'�
�6�:�:�&�
140�SQ�Frr)rr�pygments.lexerrrrrrr�pygments.tokenr	r141rrr
rrrr�__all__rrrrrr�<module>rsW���142�L�L�$�$�$�>��{�:�{�|`��`�F]�143�]r
codekingpro/portable-devtools · Team Ai