OpenScientificCodeRegistry/Database

1{2 "format": "oscr-script-manifest/1",3 "repository": "github.com/yaoyao-hao/mand",4 "url": "https://github.com/Yaoyao-Hao/MAND",5 "host": "github.com",6 "commit": "601fe015c94d17082376068c21ced5960c64c8e5",7 "license": "GPL-3.0",8 "license_confirmed_by": "license file LICENSE",9 "redistribution": "yes",10 "files": [11  {12   "path": "Amplitude-frequency_response_analysis_of_extended_difference.py",13   "sha256": "09a49071de096461c1bee15bf64dc1463b1e17b01d3d31e5ae456c1bf7b10a41",14   "language": "Python",15   "lines": 79,16   "truncated": false,17   "block": 10,18   "row": 1207319  },20  {21   "path": "Automatic_eMAND_parameter_search.py",22   "sha256": "89155c49f9beedab301cc479935826d09e305546f9cadfc6502cbd466f4d8caa",23   "language": "Python",24   "lines": 72,25   "truncated": false,26   "block": 10,27   "row": 1207228  },29  {30   "path": "Average_spike_amplitude_frequency_analysis.py",31   "sha256": "b819a559f2dd93b8b03b8d998109590bd23f7a0c8531d815b9d1e99c66f74552",32   "language": "Python",33   "lines": 162,34   "truncated": false,35   "block": 10,36   "row": 1386837  },38  {39   "path": "Evaluation_of_generalization_performance_and_noise_robustness.py",40   "sha256": "28ae1c877de664128d2e9cf5f1eaa22c455b4ca6a1ef1fd4b5619fc39b4ecf63",41   "language": "Python",42   "lines": 37,43   "truncated": false,44   "block": 10,45   "row": 1137146  },47  {48   "path": "FENet_feature_extracting.py",49   "sha256": "e451a87b5571266899f90e29dbcd5146c0e11abe1992a3807acf29aedb91f904",50   "language": "Python",51   "lines": 408,52   "truncated": false,53   "block": 10,54   "row": 1665455  },56  {57   "path": "FPGA implementation/python_matlab_verify_sim/feature_ex.py",58   "sha256": "37b793e58181ef2b41507029e1056460536573078f83096930136fe5bfd7044c",59   "language": "Python",60   "lines": 72,61   "truncated": false,62   "block": 10,63   "row": 1211164  },65  {66   "path": "FPGA implementation/python_matlab_verify_sim/filter_iir.m",67   "sha256": "e7093f88439220975cd444d58d84dcbbd27665d0e7f5054542ad1aaaac2a6aaf",68   "language": "MATLAB",69   "lines": 36,70   "truncated": false,71   "block": 10,72   "row": 661373  },74  {75   "path": "FPGA implementation/python_matlab_verify_sim/filter_iir_Q.m",76   "sha256": "f44021387c72413531c72d66292c0f35aa6eea1bc5b283d8942c978a8269b90c",77   "language": "MATLAB",78   "lines": 73,79   "truncated": false,80   "block": 10,81   "row": 724782  },83  {84   "path": "FPGA implementation/python_matlab_verify_sim/model.m",85   "sha256": "3fda75f1d1650b8f46ca32828ac029acfc854249a4aeaec5a54e4b1527690892",86   "language": "MATLAB",87   "lines": 46,88   "truncated": false,89   "block": 10,90   "row": 726391  },92  {93   "path": "FPGA implementation/python_matlab_verify_sim/model_Q.m",94   "sha256": "d67e5476bee837271bbcf0d9371b9759703f20237b6a2413f55d1e48058cfc2e",95   "language": "MATLAB",96   "lines": 148,97   "truncated": false,98   "block": 10,99   "row": 8569100  },101  {102   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/activehdl/compile.do",103   "sha256": "c21800825a0c621b561c34eb07bd7f1d4b6d4384294b13a851842bd71f1d3336",104   "language": "Stata",105   "lines": 33,106   "truncated": false,107   "block": 10,108   "row": 19686109  },110  {111   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/activehdl/fifo_mean.sh",112   "sha256": "86a7f7af0bcf95a12f485c5ace19aabe637fe75562b366256d8faa062756cf96",113   "language": "Shell",114   "lines": 153,115   "truncated": false,116   "block": 10,117   "row": 19583118  },119  {120   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/activehdl/simulate.do",121   "sha256": "73438e17680103013b1773646ef909cfdcb719fe2fb13abf94a9d3392d1f1c25",122   "language": "Stata",123   "lines": 17,124   "truncated": false,125   "block": 10,126   "row": 19679127  },128  {129   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/activehdl/wave.do",130   "sha256": "02b169d2bfd67aea65adb8592f560699afa8992e762ef732056a7f9a6b69e61e",131   "language": "Stata",132   "lines": 2,133   "truncated": false,134   "block": 10,135   "row": 19674136  },137  {138   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/ies/fifo_mean.sh",139   "sha256": "283842493d4b3e0eb8286684b4af4152d35107f2e14f832ee40581fbe38bc250",140   "language": "Shell",141   "lines": 175,142   "truncated": false,143   "block": 10,144   "row": 19602145  },146  {147   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/modelsim/compile.do",148   "sha256": "402780a1245186a4b8959ae1765710c081fd3b7640c3362463bfeac91bd87742",149   "language": "Stata",150   "lines": 33,151   "truncated": false,152   "block": 10,153   "row": 19690154  },155  {156   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/modelsim/fifo_mean.sh",157   "sha256": "6a267b58a1fc84d07c6ad4ed0aba2cf25f75e56203f2ca0c49d0674513b60390",158   "language": "Shell",159   "lines": 167,160   "truncated": false,161   "block": 10,162   "row": 19588163  },164  {165   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/modelsim/simulate.do",166   "sha256": "b0b9119d7305b539195c205b43ecb0268f76c14dea161e81b5750a300fe72915",167   "language": "Stata",168   "lines": 16,169   "truncated": false,170   "block": 10,171   "row": 19681172  },173  {174   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/modelsim/wave.do",175   "sha256": "02b169d2bfd67aea65adb8592f560699afa8992e762ef732056a7f9a6b69e61e",176   "language": "Stata",177   "lines": 2,178   "truncated": false,179   "block": 10,180   "row": 19674181  },182  {183   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/questa/compile.do",184   "sha256": "40e7ff85aed7e1e1e54b30d4fefc92c5aa6f150a6dfda80c11e0647f56babf23",185   "language": "Stata",186   "lines": 33,187   "truncated": false,188   "block": 10,189   "row": 19688190  },191  {192   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/questa/elaborate.do",193   "sha256": "c9895e8b8ad5425eade3ade7604ed429b21923332c6a3546118c285463232fe3",194   "language": "Stata",195   "lines": 1,196   "truncated": false,197   "block": 10,198   "row": 19677199  },200  {201   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/questa/fifo_mean.sh",202   "sha256": "a70723447310005504b377d98196f4e74a25f555cc320c2b493e30c11e4b97a4",203   "language": "Shell",204   "lines": 174,205   "truncated": false,206   "block": 10,207   "row": 19595208  },209  {210   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/questa/simulate.do",211   "sha256": "28df917a64d403ab2f543a3e14cdd9c8ea3ea9e8909f07ea9d55ccbe1c3c8517",212   "language": "Stata",213   "lines": 16,214   "truncated": false,215   "block": 10,216   "row": 19675217  },218  {219   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/questa/wave.do",220   "sha256": "02b169d2bfd67aea65adb8592f560699afa8992e762ef732056a7f9a6b69e61e",221   "language": "Stata",222   "lines": 2,223   "truncated": false,224   "block": 10,225   "row": 19674226  },227  {228   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/riviera/compile.do",229   "sha256": "f9d7a23dc1cec5f7d776d9c874ef9a4f06676cf4b797d16340fd436f7a90b1e6",230   "language": "Stata",231   "lines": 33,232   "truncated": false,233   "block": 10,234   "row": 19685235  },236  {237   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/riviera/fifo_mean.sh",238   "sha256": "2e59e46423a550164383f34c8d32567edb92bdfa24aa27ae488f35353b9bfe44",239   "language": "Shell",240   "lines": 153,241   "truncated": false,242   "block": 10,243   "row": 19582244  },245  {246   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/riviera/simulate.do",247   "sha256": "73438e17680103013b1773646ef909cfdcb719fe2fb13abf94a9d3392d1f1c25",248   "language": "Stata",249   "lines": 17,250   "truncated": false,251   "block": 10,252   "row": 19679253  },254  {255   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/riviera/wave.do",256   "sha256": "02b169d2bfd67aea65adb8592f560699afa8992e762ef732056a7f9a6b69e61e",257   "language": "Stata",258   "lines": 2,259   "truncated": false,260   "block": 10,261   "row": 19674262  },263  {264   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/vcs/fifo_mean.sh",265   "sha256": "12b0ffe452de77bd2ff50d2bd967003d5557aaead7fc1f7647a6662e93542391",266   "language": "Shell",267   "lines": 241,268   "truncated": false,269   "block": 10,270   "row": 19628271  },272  {273   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/vcs/simulate.do",274   "sha256": "f2d5029cfc672dbd630b5e776dce3459601266db9137874f772458c2c2169d65",275   "language": "Stata",276   "lines": 2,277   "truncated": false,278   "block": 10,279   "row": 19672280  },281  {282   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/xcelium/fifo_mean.sh",283   "sha256": "f89632e0747aa96fe3de6224f0a65cc811e8ab7266ab3ca95ff065643b07c887",284   "language": "Shell",285   "lines": 175,286   "truncated": false,287   "block": 10,288   "row": 19604289  },290  {291   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/fifo_mean/xsim/fifo_mean.sh",292   "sha256": "91bafc8566ca9a75bea8901e33970f8836d34008dbc2074e615f7f00d3d41a92",293   "language": "Shell",294   "lines": 213,295   "truncated": false,296   "block": 10,297   "row": 19616298  },299  {300   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/activehdl/compile.do",301   "sha256": "17f690327bba81fd99ee7bbd24a4f39c9a0ec845cdd3c12bb849792b79d40858",302   "language": "Stata",303   "lines": 31,304   "truncated": false,305   "block": 10,306   "row": 19684307  },308  {309   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/activehdl/mult_gen_0.sh",310   "sha256": "aa47cfaced4f3a51224a684c6c4efb51339c33206fe5e68a46a8155dd7d074e8",311   "language": "Shell",312   "lines": 153,313   "truncated": false,314   "block": 10,315   "row": 19585316  },317  {318   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/activehdl/simulate.do",319   "sha256": "3b85bf41bf0ff2b9bf742d9287704a08b45af5e565df3c907588e8caa318c31b",320   "language": "Stata",321   "lines": 17,322   "truncated": false,323   "block": 10,324   "row": 19680325  },326  {327   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/activehdl/wave.do",328   "sha256": "c9d491843b41ef12f44e981e7d17956016b62e983d98593c76eb4ee3c6fa1e29",329   "language": "Stata",330   "lines": 1,331   "truncated": false,332   "block": 10,333   "row": 19673334  },335  {336   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/ies/mult_gen_0.sh",337   "sha256": "9e6047a11232f02e8a8695f452fa1d66dc47a074c3217c80240add86f5631c47",338   "language": "Shell",339   "lines": 173,340   "truncated": false,341   "block": 10,342   "row": 19605343  },344  {345   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/modelsim/compile.do",346   "sha256": "8448bc9529ca2daf77467c5df6427e76bfd54d81c93ca683282ccc7921de8c10",347   "language": "Stata",348   "lines": 31,349   "truncated": false,350   "block": 10,351   "row": 19689352  },353  {354   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/modelsim/mult_gen_0.sh",355   "sha256": "9daf579f9ecfcca6fdfe1f47a58f4ffc54c2ff7c4be2abbba299d32ebf720e62",356   "language": "Shell",357   "lines": 167,358   "truncated": false,359   "block": 10,360   "row": 19589361  },362  {363   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/modelsim/simulate.do",364   "sha256": "6ba5e293934469ca1ee2b4a983b25bd37c3799fc57f3268bff42624aeaa70822",365   "language": "Stata",366   "lines": 16,367   "truncated": false,368   "block": 10,369   "row": 19682370  },371  {372   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/modelsim/wave.do",373   "sha256": "c9d491843b41ef12f44e981e7d17956016b62e983d98593c76eb4ee3c6fa1e29",374   "language": "Stata",375   "lines": 1,376   "truncated": false,377   "block": 10,378   "row": 19673379  },380  {381   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/questa/compile.do",382   "sha256": "0e8471015c27174e16103a01002af763ed24b966ab96743c1842ae9bce21d774",383   "language": "Stata",384   "lines": 31,385   "truncated": false,386   "block": 10,387   "row": 19687388  },389  {390   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/questa/elaborate.do",391   "sha256": "e1b8f00ac9be4a3e50ff2483782027c6ab9708fddba42c7dbd8960b1a2c80463",392   "language": "Stata",393   "lines": 1,394   "truncated": false,395   "block": 10,396   "row": 19678397  },398  {399   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/questa/mult_gen_0.sh",400   "sha256": "e12bd3fdbb9efe3edf399fc547d7e8540a2b5e82b953c7456fb07b4990363a68",401   "language": "Shell",402   "lines": 174,403   "truncated": false,404   "block": 10,405   "row": 19596406  },407  {408   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/questa/simulate.do",409   "sha256": "85e8cea174cc2c504f8fa7bd0ccb970c5b99723274ce4ef71cbe595fe5fc5582",410   "language": "Stata",411   "lines": 16,412   "truncated": false,413   "block": 10,414   "row": 19676415  },416  {417   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/questa/wave.do",418   "sha256": "c9d491843b41ef12f44e981e7d17956016b62e983d98593c76eb4ee3c6fa1e29",419   "language": "Stata",420   "lines": 1,421   "truncated": false,422   "block": 10,423   "row": 19673424  },425  {426   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/riviera/compile.do",427   "sha256": "9871d18623727cb902b93e6b098debc110a4946ee1eb7c147fbde9d1e93278a1",428   "language": "Stata",429   "lines": 31,430   "truncated": false,431   "block": 10,432   "row": 19683433  },434  {435   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/riviera/mult_gen_0.sh",436   "sha256": "06c258a52d124496d7e2743b218c1a41cea3a4b153e69e782be8d2a9a03385c4",437   "language": "Shell",438   "lines": 153,439   "truncated": false,440   "block": 10,441   "row": 19584442  },443  {444   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/riviera/simulate.do",445   "sha256": "3b85bf41bf0ff2b9bf742d9287704a08b45af5e565df3c907588e8caa318c31b",446   "language": "Stata",447   "lines": 17,448   "truncated": false,449   "block": 10,450   "row": 19680451  },452  {453   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/riviera/wave.do",454   "sha256": "c9d491843b41ef12f44e981e7d17956016b62e983d98593c76eb4ee3c6fa1e29",455   "language": "Stata",456   "lines": 1,457   "truncated": false,458   "block": 10,459   "row": 19673460  },461  {462   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/vcs/mult_gen_0.sh",463   "sha256": "8883462eaf9ccb1e89b85d694e67da413c0e1fff8b754bfe48b565815bf03cce",464   "language": "Shell",465   "lines": 233,466   "truncated": false,467   "block": 10,468   "row": 19623469  },470  {471   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/vcs/simulate.do",472   "sha256": "f2d5029cfc672dbd630b5e776dce3459601266db9137874f772458c2c2169d65",473   "language": "Stata",474   "lines": 2,475   "truncated": false,476   "block": 10,477   "row": 19672478  },479  {480   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/xcelium/mult_gen_0.sh",481   "sha256": "4d4ed318747713a4838306645ebdbcb8d3a9b520b8c64bed933ba5559a772cdc",482   "language": "Shell",483   "lines": 173,484   "truncated": false,485   "block": 10,486   "row": 19606487  },488  {489   "path": "FPGA implementation/verilog_feature/verilog_feature.ip_user_files/sim_scripts/mult_gen_0/xsim/mult_gen_0.sh",490   "sha256": "f03c749c7e9fce274f3da3002985a02c6523e9149c080d75f6db09cde62c8b4b",491   "language": "Shell",492   "lines": 211,493   "truncated": false,494   "block": 10,495   "row": 19613496  },497  {498   "path": "FPGA implementation/verilog_feature/verilog_feature.runs/fifo_mean_synth_1/ISEWrap.js",499   "sha256": "10339e8018699c6afd9063083d84fd18af95c9243a50edf62f5ad2ff62dc4de8",500   "language": "JavaScript",501   "lines": 244,502   "truncated": false,503   "block": 10,504   "row": 4647505  },506  {507   "path": "FPGA implementation/verilog_feature/verilog_feature.runs/fifo_mean_synth_1/ISEWrap.sh",508   "sha256": "944fb19c9fabd70b91d9b9a2b90ae1682e3f21467ab7a840044c85ba5a68e4bf",509   "language": "Shell",510   "lines": 63,511   "truncated": false,512   "block": 10,513   "row": 19406514  },515  {516   "path": "FPGA implementation/verilog_feature/verilog_feature.runs/fifo_mean_synth_1/rundef.js",517   "sha256": "0a38314ca6113f0cf4b3384461ee320a0acb6baf1ad8348651527ef165f93f36",518   "language": "JavaScript",519   "lines": 36,520   "truncated": false,521   "block": 10,522   "row": 4472523  },524  {525   "path": "FPGA implementation/verilog_feature/verilog_feature.runs/fifo_mean_synth_1/runme.sh",526   "sha256": "9e82c2520b2acefe121bdd6093134977123f5ad9154fd168eca504c596f0f437",527   "language": "Shell",528   "lines": 43,529   "truncated": false,530   "block": 10,531   "row": 19351532  },533  {534   "path": "FPGA implementation/verilog_feature/verilog_feature.runs/impl_1/ISEWrap.js",535   "sha256": "10339e8018699c6afd9063083d84fd18af95c9243a50edf62f5ad2ff62dc4de8",536   "language": "JavaScript",537   "lines": 244,538   "truncated": false,539   "block": 10,540   "row": 4647541  },542  {543   "path": "FPGA implementation/verilog_feature/verilog_feature.runs/impl_1/ISEWrap.sh",544   "sha256": "944fb19c9fabd70b91d9b9a2b90ae1682e3f21467ab7a840044c85ba5a68e4bf",545   "language": "Shell",546   "lines": 63,547   "truncated": false,548   "block": 10,549   "row": 19406550  },551  {552   "path": "FPGA implementation/verilog_feature/verilog_feature.runs/impl_1/rundef.js",553   "sha256": "26854e314b2486486c4953856c7f17a6e3af88d33a5ab06a37a5635c6139f6b4",554   "language": "JavaScript",555   "lines": 40,556   "truncated": false,557   "block": 10,558   "row": 4475559  },560  {561   "path": "FPGA implementation/verilog_feature/verilog_feature.runs/impl_1/runme.sh",562   "sha256": "81a43cc2cb80081471585307fa59bad0c7210832771325c2c0722d48c1f49eaf",563   "language": "Shell",564   "lines": 47,565   "truncated": false,566   "block": 10,567   "row": 19358568  },569  {570   "path": "FPGA implementation/verilog_feature/verilog_feature.runs/mult_gen_0_synth_1/ISEWrap.js",571   "sha256": "10339e8018699c6afd9063083d84fd18af95c9243a50edf62f5ad2ff62dc4de8",572   "language": "JavaScript",573   "lines": 244,574   "truncated": false,575   "block": 10,576   "row": 4647577  },578  {579   "path": "FPGA implementation/verilog_feature/verilog_feature.runs/mult_gen_0_synth_1/ISEWrap.sh",580   "sha256": "944fb19c9fabd70b91d9b9a2b90ae1682e3f21467ab7a840044c85ba5a68e4bf",581   "language": "Shell",582   "lines": 63,583   "truncated": false,584   "block": 10,585   "row": 19406586  },587  {588   "path": "FPGA implementation/verilog_feature/verilog_feature.runs/mult_gen_0_synth_1/rundef.js",589   "sha256": "91fce420201017334ff044ac240a9371403d53505b87381bd637b972f9af743b",590   "language": "JavaScript",591   "lines": 36,592   "truncated": false,593   "block": 10,594   "row": 4473595  },596  {597   "path": "FPGA implementation/verilog_feature/verilog_feature.runs/mult_gen_0_synth_1/runme.sh",598   "sha256": "66c44466f4004a468ad946c83cb02d206e08f3a9cda0be9f87d0aba218a0d185",599   "language": "Shell",600   "lines": 43,601   "truncated": false,602   "block": 10,603   "row": 19352604  },605  {606   "path": "FPGA implementation/verilog_feature/verilog_feature.runs/synth_1/ISEWrap.js",607   "sha256": "10339e8018699c6afd9063083d84fd18af95c9243a50edf62f5ad2ff62dc4de8",608   "language": "JavaScript",609   "lines": 244,610   "truncated": false,611   "block": 10,612   "row": 4647613  },614  {615   "path": "FPGA implementation/verilog_feature/verilog_feature.runs/synth_1/ISEWrap.sh",616   "sha256": "944fb19c9fabd70b91d9b9a2b90ae1682e3f21467ab7a840044c85ba5a68e4bf",617   "language": "Shell",618   "lines": 63,619   "truncated": false,620   "block": 10,621   "row": 19406622  },623  {624   "path": "FPGA implementation/verilog_feature/verilog_feature.runs/synth_1/rundef.js",625   "sha256": "24285b3707b90538fb6f1fe00cab8f753e6d0547ceb7f02d3546fd9a6c0cbef6",626   "language": "JavaScript",627   "lines": 36,628   "truncated": false,629   "block": 10,630   "row": 4470631  },632  {633   "path": "FPGA implementation/verilog_feature/verilog_feature.runs/synth_1/runme.sh",634   "sha256": "fbc304957b60ce82345464dffc815ec0bd1304938cc7b923d770b1ba79718ad0",635   "language": "Shell",636   "lines": 43,637   "truncated": false,638   "block": 10,639   "row": 19342640  },641  {642   "path": "LICENSE",643   "sha256": "3972dc9744f6499f0f9b2dbf76696f2ae7ad8af9b23dde66d6af86c9dfb36986",644   "language": "License",645   "lines": 674,646   "truncated": false,647   "block": 1,648   "row": 2235649  },650  {651   "path": "MCU implementation/ESA/src/main.c",652   "sha256": "9ec58c62c770a42684ecb4ec6b757a433da863dc6bfb701e52ec95e0d5171163",653   "language": "C",654   "lines": 321,655   "truncated": false,656   "block": 10,657   "row": 620658  },659  {660   "path": "MCU implementation/MAND/src/main.c",661   "sha256": "5917e5addcaaec965461ea7f2dfa2ae9eeb3d3e1bc9a934de679bed9dc4ed1ba",662   "language": "C",663   "lines": 325,664   "truncated": false,665   "block": 10,666   "row": 599667  },668  {669   "path": "MCU implementation/SBP/src/main.c",670   "sha256": "c5a020a24a3f7822276073a084f0d809b5919eeb15506e47c295d6751bde5401",671   "language": "C",672   "lines": 316,673   "truncated": false,674   "block": 10,675   "row": 622676  },677  {678   "path": "MCU implementation/TCR/src/main.c",679   "sha256": "3e7fbda4492859c732c26090d68d4381e5c16b4cfdc8e8139e6bc84385dcb701",680   "language": "C",681   "lines": 324,682   "truncated": false,683   "block": 10,684   "row": 639685  },686  {687   "path": "MCU implementation/python_PC_sending_data/rawDataSendRevESA.py",688   "sha256": "760d684da209f32651f448e2a4b5194b796ddefc5c00e75801b96dc02c977d8c",689   "language": "Python",690   "lines": 115,691   "truncated": false,692   "block": 10,693   "row": 12886694  },695  {696   "path": "MCU implementation/python_PC_sending_data/rawDataSendRevMAND.py",697   "sha256": "6f4e6144c75509af3c1ee52a9fe2e3f03a4acb3411064c2eb1040ba5763db647",698   "language": "Python",699   "lines": 113,700   "truncated": false,701   "block": 10,702   "row": 12918703  },704  {705   "path": "MCU implementation/python_PC_sending_data/rawDataSendRevSBP.py",706   "sha256": "a7989f8d5024c284759a82275fdaf06c7db7c9c1a882952a75c3eec84f5ef07f",707   "language": "Python",708   "lines": 114,709   "truncated": false,710   "block": 10,711   "row": 12889712  },713  {714   "path": "README.md",715   "sha256": "fcae9017e08027c5dca9caaf3d4e70c248710c26e4409208f81620ec93e00d50",716   "language": "Text",717   "lines": 2,718   "truncated": false,719   "block": 10,720   "row": 19703721  },722  {723   "path": "SVM_classification.py",724   "sha256": "f039767ec9c38e873c678324d87703adb6e954185772fb8d55caf7e051872510",725   "language": "Python",726   "lines": 89,727   "truncated": false,728   "block": 10,729   "row": 12401730  },731  {732   "path": "classification_decoding.py",733   "sha256": "e0d661bf239f359303f2efd5e9f98a8844d477083b9c7387abeb152e1e927588",734   "language": "Python",735   "lines": 131,736   "truncated": false,737   "block": 10,738   "row": 14013739  },740  {741   "path": "feature_extracting.py",742   "sha256": "68c9232b5da4ac288b404751069aa3e62378d2946ef2525e1ca0045588c6d445",743   "language": "Python",744   "lines": 94,745   "truncated": false,746   "block": 10,747   "row": 12571748  },749  {750   "path": "feature_extraction_time_consumption_test.py",751   "sha256": "f34b3c2f5aa4190e80673d1d49a1efe35fde99f129204054f30f05e9c7d46717",752   "language": "Python",753   "lines": 55,754   "truncated": false,755   "block": 10,756   "row": 11717757  },758  {759   "path": "fitting_decoding.py",760   "sha256": "e962f080aee6ce93afc69a1a021f0368fcef2284c8fe67f13f00ee506e86d0c0",761   "language": "Python",762   "lines": 144,763   "truncated": false,764   "block": 10,765   "row": 14433766  },767  {768   "path": "kalman_filter.py",769   "sha256": "ac846a533ae3456b6f4fcddb4cde0eb84646d1e73ba19289628b14fb0c2dc465",770   "language": "Python",771   "lines": 41,772   "truncated": false,773   "block": 10,774   "row": 11074775  },776  {777   "path": "neural_network_model.py",778   "sha256": "1dc306c7c7688f6f45da805fa5af0eabf2a6056170ddf864490d16bea148bbee",779   "language": "Python",780   "lines": 105,781   "truncated": false,782   "block": 10,783   "row": 12745784  },785  {786   "path": "searching_for_optimal_parameters.py",787   "sha256": "374073e1a1bf0826d86afe2677042778e1ce5af7760074af52b489745c010e4c",788   "language": "Python",789   "lines": 84,790   "truncated": false,791   "block": 10,792   "row": 12773793  }794 ]795}